46th IEEE International Symposium on Multiple-Valued Logic

## **ISMVL 2016**

May 18 - 20, 2016, Hokkaido University, Sapporo, Japan

## Final Program







Sponsored by:

10:00

18:00









IEEE Computer Society

May 17, Tuesday	
Post-Binary ULSI Workshop	Room: Seminar Room 1
Workshop Chair: H. Nakahara	
ISMVL Welcome Reception (ULSI WS Student Poster Session)	Kogakubu Syokudo (Cafeteria)

	May 18, Wednesday	
09:00	Opening Symposium Chair: <i>T. Hanyu</i> and Program Chair: Y. Y.	Room: Akira Suzuki Hall (ASH)
09:15	[Keynote Address I] Chair: <i>T. Hanyu</i> Room: ASH  Elucidation of Brain Activities by Electroencephalograms and its Application to Brain Computer Interface	
	Takahiro Yamanoi (Hokkai-Gakuen University, Japan	n)
10:00	Coffee/Tea Break	Entrance Hall
	[Session 1A: Circuits I] Chair: M. Natsui Room: ASH	[Session 1B: Synthesis of Reversible Circuits] Chair: R. Wille Room: Seminar Room 2 (SR2)
10:20	Energy-Efficient and Highly-Reliable Nonvolatile FPGA Using Self-Terminated Power-Gating Scheme  D. Suzuki and T. Hanyu	Re-writing HDL Descriptions for Line-aware Synthesis of Reversible Circuits  Z. Alwardi, R. Wille, and R. Drechsler
10:45	CNTFET-RFB: An Error Correction Implementation For Multi-Valued CNTFET Logic G. Sundararajan and C. Winstead	An Improved Factorization Approach to Reversible Circuit Synthesis Based on EXORs of Products of EXORs  L. Tran, A. Gronquist, M. Perkowski, and J. Caughman
11:10	Ternary versus Binary Multiplication with Current-Mode CNTFET-based K-Valued Converters  M. Moradi, R. F. Mirzaee, and K. Navi	Fault Detection in Parity Preserving Reversible Circuits  N. Przigoda, G. Dueck, R. Wille, and R. Drechsler
11:35	Design of Ratioless Ternary Inverter using Graphene Barristor CH. Shim, S. Heo, J. Noh, Y. J. Kim, SY. Kim, A. K. Khan, and B. H. Lee	Notes on Majority Boolean Algebra A. Chattopadhyay, L. Amaru, M. Soeken, PE. Gaillardon, and G. De Micheli
12:00	Lunch (Symposium Subcommittee Meeting)	Hokubu Shokudo (Cafeteria)


May 18, Wednesday (continued)			
13:20	[Keynote Address II] Chair: M. F. Kawaguchi  Realization of Associative Image Search: Development of Image Retrieval Platform for Enhancing		
	Serendipity		
	Miki Haseyama (Hokkaido University, Japan)		
14:05	Coffee/Tea Break Entrance Hall		
	[Session 2A: Circuits II]	[Session 2B: Clone]	
	Chair: N. Homma Room: ASH	Chair: D. Simovici Room: SR2	
14:20	An FFT Circuit Using Nested RNS in a Digital	Monomial Clones: Local Results and Global	
	Spectrometer for a Radio Telescope	Properties	
	H. Nakahara, T. Sasao, H. Nakanishi, K. Iwai,	H. Machida and J. Pantovic	
	T. Nagao, and N. Ogawa		
14:45	Double-Rate Equalization Using	Centralizing Monoids on a Three-Element Set	
	Tomlinson-Harashima Precoding for	Related to Binary Idempotent Functions	
	Multi-Valued Data Transmission	H. Machida and I. G. Rosenberg	
	Y. Iijima and Y. Yuminaka		
15:10	Context-Based Error Correction Scheme Using	Minimal Weighted Clones with Boolean Support	
	Recurrent Neural Network for Resilient and	P. G. Jeavons, A. Vaicenavicius, and S. Zivny	
	Efficient Intra-Chip Data Transmission		
	N. Sugaya, M. Natsui, and T. Hanyu		
15:35	Coffee/Tea Break	Entrance Hall	
	[Session 3A: Index Generation Functions]	[Session 3B: Algebra I]	
	Chair: Y. Iguchi Room: ASH	Chair: F. Manya Room: SR2	
15:50	An Efficient Heuristic for Linear Decomposition	Set Representation of Partial Dynamic De	
	of Index Generation Functions	Morgan Algebras	
	S. Nagayama, T. Sasao, and J. T. Butler	I. Chajda and J. Paseka	
16:15	Index Generation Functions based on Linear	Tolerance Distances on Minimal Coverings	
	and Polynomial Transformations	C. Zara and D. A. Simovici	
	H. Astola, R. Stankovic, and J. Astola		
16:40	An Algebraic Approach to Reducing the		
	Number of Variables of Incompletely Defined	The state of the s	
	Discrete Functions	Norihiro Kamide	
<b></b>	J. Astola, P. Astola, R. Stankovic, and I. Tabus		
17:05	A Realization of Index Generation Functions	Cut-Free Systems for Restricted Bi-Intuitionistic	
	Using Multiple IGUs	Logic and Its Connexive Extension	
	T. Sasao	Norihiro Kamide	

	May 19, Thursday	
09:15	[Keynote Address III] Chair: T. Sasao Room: ASH	
	Power of Enumeration BDD/ZDD-Based Techniques for Discrete Structure Manipulation	
	Shin-ichi Minato (Hokkaido University, Japan)	
10:00	Coffee/Tea Break Entrance Hall	
	[Session 4A: From Reversible to Quantum Circuits]	[Session 4B: Algebra II]
	Chair: M. Lukac Room: ASH	Chair: J. Paseka Room: SR2
10:20	Integrated Synthesis of Linear Nearest	Some Properties of Generalized State Operators
	Neighbor Ancilla-Free MCT Circuits	on Residuated Lattices
	M. M. Rahman, G. W. Dueck, A. Chattopadhyay,	M. Kondo and M. F. Kawaguchi
	and R. Wille	
10:45	Technology Mapping of Reversible Circuits to	Simple Characterizations of Perfect Residuated
	Clifford+T Quantum Circuits	Lattices
	N. Abdessaied, M. Amy, M. Soeken, and	M. Kondo
	R. Drechsler	

May 19, Thursday (continued)		
11:10	Nearest-Neighbor and Fault-Tolerant Quantum	
	Circuit Implementation	
	L. Biswal, C. Bandyopadhyay, A. Chattopadhyay,	
	R. Wille, R. Drechsler, and H. Rahaman	
11:40	Lunch, Excursion to NIKKA WHISKY & Otaru Canal, and Banquet at Keio Plaza Hotel Sapporo	

May 20, Friday		
09:15		
00.10	SPRUCE, an Embedded Compact Stack Machine for IGBT Power Modules	
	Wai Tung Ng and Andrew Shorten (University of Toro	
10:00	Coffee/Tea Break	Entrance Hall
	[Session 5A: Intelligent Medical and Welfare Engineering]	[Session 5B: Logic I]
	Chair: <i>T. Araki</i> Room: ASH	Chair: S. Nagayama Room: SR2
10:15	Gray-Scale Morphology Based Image	Gibbs Characterization of Binary and Ternary
	Segmentation and Character Extraction Using	Bent Functions
	SVM	R. S. Stankovic, M. Stankovic, J. T. Astola, and
	J. Chen and N. Takagi	C. Moraga
10:40	A Low-Voltage and Low-Power CMOS	On Constructing Secure and Hardware-Efficient
	Temperature Sensor Circuit with Digital Output	Invertible Mappings
	for Wireless Healthcare Monitoring System	E. Dubrova
	A. Setiabudi, R. Sakamoto, H. Tamura, and	
	K. Tanno	
11:05	Dependency Analysis of BMI in Health Checkup	Formal Design of Pipelined GF Arithmetic
	Blood Data	Circuits and Its Application to Cryptographic
	M. Higuchi, K. Sorachi, and Y. Hata	Processors  D. Hann V. Surgawara, N. Hamma, and T. Aaki
11:30	Novel Instrumentation Amplifier Architectures	R. Ueno, Y. Sugawara, N. Homma, and T. Aoki  Realization of FIR Digital Filters Based on
11.30	Novel Instrumentation Amplifier Architectures Insensitive to Resistor Mismatches and Offset	Stochastic/Binary Hybrid Computation
	Voltage for Biological Signal Processing	S. Koshita, N. Onizawa, M. Abe, T. Hanyu, and
	Z. Abidin, K. Tanno, S. Mago, and H. Tamura	M. Kawamata
11:55	Study Support System of Character Drawing	The Pascal triangle (1654), the
	considering Feeling Evaluation	Reed-Muller-Fourier Transform (1992), and the
	R. Murakami and N. Muranaka	Discrete Pascal Transform (2005)
		C. Moraga, R. Stankovic, and M. Stankovic
12:20	Lunch (Executive Subcommittee Meeting)	Hokubu Shokudo (Cafeteria)
	[Session 6A: Quantum Gates and Quantum States]	[Session 6B: Logic II]
	Chair: G. Dueck Room: ASH	
13:40	New Two-Qubit Gate Library with Entanglement	A Study on Realizing Awareness Using 3VL-MLP
	M. B. Ali, T. Hirayama, K. Yamanaka, and Y.	Q. Zhao
44.05	Nishitani	Multi-Valued Problem Solvers
14:05	Quantum p-Valued Toffoli and Deutsch Gates with Conjunctive or Disjunctive Mixed Polarity	B. Steinbach, S. Heinrich, and C. Posthoff
	Control	B. Steimbach, S. Heimich, and C. Fostholi
	C. Moraga	
14:30	Logic Synthesis for Quantum State Generation	A Bit-Vector Approach to Satisfiability Testing in
1	P. Niemann, R. Datta, and R. Wille	Finitely-Valued Logics
		J. R. Soler and F. Manya
14:55	Quantum Algorithmic Complexity of	On the Inadmissible Class of Multiple-Valued
	Three-Qubit Pure States	Faulty-Functions under Stuck-at Faults
	M. Lukac and A. Mandilara	D. Chowdhury, D. K. Das, B. B. Bhattacharya, and
		T. Sasao
15:20	Coffee/Tea Break	Entrance Hall
15:30	Plenary Session and Closing	Room: ASH

## **Brief Map of the Building**



## **Brief Map for Reception & Lunch (Outside the Building)**

