

# ISMVL 2017

May 22 – 24, 2017, University of Novi Sad, Novi Sad, Serbia

## Tentative Program



Sponsored by:

**IEEE****IEEE computer society**

IEEE Computer Society



TC on Multiple-Valued Logic

### May 21, Sunday

09:15	Workshop on Post-Binary ULSI Systems Workshop Chair: <i>M. Natsui and H. Nakahara</i>
-------	--

### May 22, Monday

09:00	Opening Symposium Chair: <i>J. Pantović</i> and Program Chair: <i>E. Dubrova</i>	
09:15	<b>[Keynote Address I]</b> <b>An Algorithm for Constraint Satisfaction Problem</b> <i>Dmitriy Zhuk (Moscow State University, Russia)</i>	
10:00	Coffee/Tea Break	
	<b>[Session 1A: Signal Processing &amp; VLSI Design]</b>	<b>[Session 1B: Algebra &amp; Logic I]</b>
10:15	<b>Analog-to-Digital Converters Using not Multi-Level but Multi-Bit Feedback Paths</b> <i>T. Waho</i>	<b>Phase Semantics for Multilattice Formalism</b> <i>N. Kamide</i>
10:40	<b>A PAM-4 Eye Diagram Analysis and Its Monitoring Technique for Adaptive Pre-Emphasis for Multi-Valued Data Transmission</b> <i>Y. Yuminaka, T. Kitamura, and Y. Iijima</i>	<b>Median Based Calculus for Lattice Polynomials and Monotone Boolean Functions</b> <i>M. Couceiro, P. Mercuriali, R. Péchoux, and A. Saffidine</i>
11:05	<b>Fine-Grain Pipelined Reconfigurable VLSI Architecture Based on Multiple-Valued Multiplexer Logic</b> <i>K. Shimabukuro and M. Kameyama</i>	<b>Posets of Minors of Functions in Multiple-Valued Logic</b> <i>E. Lehtonen and T. Waldhauser</i>
11:30	<b>A Novel Ternary Multiplier Based on Ternary CMOS Compact Model</b> <i>Y. Kang, J. Kim, S. Kim, S. Shin, E. Jang, J. W. Jeong, K. R. Kim, and S. Kang</i>	<b>Extending Ideal Paraconsistent Four-Valued Logic</b> <i>N. Kamide</i>
11:55	Lunch	

**May 22, Monday (continued)**

13:30	[Dedication Talk to the Memory of Ivan Stojmenvić] A Life Well-Spent in the Service of Science <i>Dan Simovici (University of Massachusetts Boston, USA)</i>	
14:15	Coffee/Tea Break	
	[Session 2A: Spectral Techniques]	[Session 2B: Clone Theory – Special Session –]
14:30	On Fixed Points of the Reed-Muller-Fourier Transform <i>C. Moraga, R. Stanković, M. Stanković, and Suzana Stojković</i>	On the Nonexistence of Minimal Strong Partial Clones <i>M. Couceiro, L. Haddad, and K. Schölzel</i>
14:55	Some Spectral Invariant Operations for Multiple-Valued Functions with Homogeneous Disjoint Products in the Polynomial Form <i>M. Stanković, C. Moraga, and R. Stanković</i>	On the Interval of Boolean Strong Partial Clones Containing Only Projections as Total Operations <i>M. Couceiro, L. Haddad, V. Lagerqvist, and B. Roy</i>
15:20	Properties of the Two-Sided RMF Spectrum of Matrices <i>C. Moraga and R. Stanković</i>	On an Interval of Słupecki Partial Clones <i>L. Haddad and K. Schölzel</i>
15:45	Towards the Gibbs Characterization of a Class of Quaternary Bent Functions <i>R. Stanković, M. Stanković, J. Astola, and C. Moraga</i>	Three Classes of Closed Sets of Monomials <i>H. Machida and J. Pantović</i>
16:10	Coffee/Tea Break	
	[Session 3A: Fuzzy Logic]	[Session 3B: Design for Security]
16:25	Hintikka Style Game Rules for Semi-Fuzzy Quantifiers <i>C. Fermüller and M. Hofer</i>	Physical Unclonable Functions based on Carbon Nanotube FETs <i>M. Moradi, S. Tao, and R. F. Mirzaee</i>
16:50	Term Models of Horn Clauses over Rational Pavelka Predicate Logic <i>V. Costa and P. Dellunde</i>	TVL-TRNG: Sub-Microwatt True Random Number Generator Exploiting Metastability in Ternary Valued Latches <i>S. Tao and E. Dubrova</i>
17:15	Non-Deterministic Matrices in Action: Expansions, Refinements, and Rexpansions <i>A. Avron and Y. Zohar</i>	A Systematic Design of Tamper-Resistant Galois-Field Arithmetic Circuits Based on Threshold Implementation with $(d + 1)$ Input Shares <i>R. Ueno, N. Homma, and T. Aoki</i>

**May 23, Tuesday**

09:15	[Keynote Address II] Deep Learning for Autonomous Vehicles <i>Branislav Kisačanin (Nvidia Corporation, USA)</i>	
10:00	Coffee/Tea Break	
	[Session 4A: Algorithms & Computational Complexity]	[Session 4B: Reversible Computing]
10:15	Discovery of Multiple-Valued Bent Functions in Galois Field and Reed-Muller-Fourier Domains <i>M. Radmanović and R. Stanković</i>	Skipping Embedding in the Design of Reversible Circuits <i>A. Zulehner and R. Wille</i>
10:40	Fast Computation of the Discrete Pascal Transform <i>D. Gajić and R. Stanković</i>	Exact Synthesis of Ternary Reversible Functions using Ternary Toffoli Gates <i>A. Kole, P. M. N. Rani, K. Datta, I. Sengupta, and R. Drechsler</i>
11:05	Exploiting Many-Valued Variables in MaxSAT <i>J. Argelich, C.-M. Li, and F. Manya</i>	Extensions to the Reversible Hardware Description Language SyReC <i>Z. Al-Wardi, R. Wille, and R. Drechsler</i>

May 23, Tuesday (continued)		
	[Session 4A: Algorithms & Computational Complexity]	[Session 4B: Reversible Computing]
11:30	<b>An Exact Optimization Algorithm for Linear Decomposition of Index Generation Functions</b> <i>S. Nagayama, T. Sasao, and J. Butler</i>	<b>Study of Reversible Ternary Functions with Homogeneous Component Functions</b> <i>P. Kerntopf, K. Podlaski, C. Moraga, and R. Stanković</i>
11:55	<b>Algebraic and Combinatorial Methods for Reducing the Number of Variables of Partially Defined Discrete Functions</b> <i>J. Astola, P. Astola, R. Stanković, and I. Tabus</i>	
12:20	Lunch	
13:30	Excursion & Banquet	

May 24, Wednesday		
	[Keynote Address III] Index Generation Functions: Minimization Methods <i>Tsutomu Sasao (Meiji University, Japan)</i>	[Session 5B: Algebra & Logic II]
09:15		
10:00	Coffee/Tea Break	
	[Session 5A: Quantum & Stochastic Computing]	[Session 5B: Algebra & Logic II]
10:15	<b>Natural Deduction for Connexive Paraconsistent Quantum Logic</b> <i>N. Kamide</i>	<b>The Groupoid-Based Logic for Lattice Effect Algebras</b> <i>I. Chajda, H. Länger, and J. Paseka</i>
10:40	<b>Study of GPU Acceleration in Genetic Algorithms for Quantum Circuit Synthesis</b> <i>M. Lukac and G. Krylov</i>	<b>Centralizing Monoids and the Arity of Witnesses</b> <i>H. Machida and I. Rosenberg</i>
11:05	<b>On the Fault Tolerance of Stochastic Decoders</b> <i>A. Hussein, M. Elmasry, and V. Gaudet</i>	<b>Computing Uniform Interpolants in Nilpotent Minimum Logic</b> <i>D. Valota</i>
11:30	<b>Evaluation of Stochastic Cascaded IIR Filters</b> <i>N. Onizawa, S. Koshita, S. Sakamoto, M. Kawamata, and T. Hanyu</i>	<b>Nomura Parameters for S-threshold Functions</b> <i>I. Prokić and J. Pantović</i>
11:55	Lunch	
13:30	<b>[Dedication Talk to the Memory of Bogdan Falkowski]</b> <b>In Memoriam Bogdan Falkowski</b> <i>Claudio Moraga (Technical University of Dortmund, Germany)</i>	
14:15	Coffee/Tea Break	
	[Session 6A: Decision Diagrams]	[Session 6B: Logic & Physical Synthesis]
14:30	<b>Error Bounded Exact BDD Minimization in Approximate Computing</b> <i>S. Froehlich, D. Grosse, and R. Drechsler</i>	<b>Classifying Functions with Exact Synthesis</b> <i>W. Haaswijk, E. Testa, M. Soeken, and G. De Micheli</i>
14:55	<b>Multi-Valued Decision Diagrams for k-out-of-n Three-State Systems</b> <i>M. Kvassay, E. Zaitseva, V. Levashenko, and J. Kostolny</i>	<b>OR-Inverter Graphs for the Synthesis of Optical Circuits</b> <i>A. Deb, R. Wille, and R. Drechsler</i>
15:20	<b>A Random Forest Using a Multi-Valued Decision Diagram on an FPGA</b> <i>H. Nakahara, A. Jinguiji, S. Sato, and T. Sasao</i>	<b>CMOS-Compatible Ternary Device Platform for Physical Synthesis of Multi-Valued Logic Circuits</b> <i>S. Shin, E. Jang, J. W. Jeong, and K. R. Kim</i>
15:45	Coffee/Tea Break	
16:00	Plenary Session & Closing	

**May 25, Thursday**

09:15

Reed-Muller 2017 Workshop

Workshop Chair: *R. Stanković*